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I. INTRODUCTION
T HE RECENT boom in multifunctional portable electronics has imposed a drastic size reduction in power systems. Within the device, multiple functions working at different voltage/current levels coexist and impose several converters to stepup or step-down the battery voltage. Typical specifications for conversion in portable equipment are a power of 1 W, input voltages lower than 5 V, and an output current between 100 mA and 1 A. Types of voltage converters include switched-mode converters (inductive or capacitive) or linear regulators. Inductivetype switched-mode dc-dc converters can present the highest power efficiency and require the lowest number of passive components: one inductor and two capacitors, but their value should be relatively high for efficient filtering. For example, current commercial miniaturized low-power dc-dc converters (buck type) that operate in the megahertz range frequency (such as Texas Instruments LM8801) require the use of an output inductor and capacitors with a typical inductance value of 0.47 μH M. Brunet is with the Laboratory for Analysis and Architecture of Systems, National Center for Scientific Research, Université de Toulouse, F-31400 Toulouse, France (e-mail: magali.brunet@laas.fr).
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and capacitance values between 2.2 and 4.7 μF. Up to now, multilayered ceramic capacitors (MLCCs) and inductors have been mostly used because they have the highest density, However, they are relatively thick (typically over 500 μm) and their manufacturing is not compatible for integration on-chip in particular because of high temperature sintering steps.
To realize the objective of high-performance power systems on-chip (SoC) with high power density (above 1 W/mm 2 ) and high efficiency (above 90%), increasing the switching frequency is unavoidable. This enables the reduction of passive components and therefore their integration on-chip. This integration requires adapted technologies and materials. Research and development has been pursued for many years in this field. A successful integration of passive components on-chip may lead to low-profile power modules with the following advantages: enhanced reliability through the reduction of interconnections, reduction of costs through collective fabrication, and cointegration with other components of the system. High densities and low losses for passive components are crucial goals. Reliability and cost are other concerns that must also be considered.
For the specific case of integrated capacitors in power conversion applications, the requirements are the following: 1) a high specific capacitance: at least 1 μF/mm 2 to compete with MLCCs; 2) a reasonable breakdown voltage (depending on the system output power). Typically, a rule of thumb would be to have a breakdown voltage 1.5 times higher than the operating output voltage; 3) a low equivalent series resistance (ESR): <100 mΩ for minimum output ripple voltage and losses on the frequency range of system operation. Losses degrade the system efficiency. This paper reviews existing technologies and materials developed by industry and research labs to reach these objectives for on-chip capacitors: particularly high specific capacitance for which it is shown that the use of the third dimension is unavoidable. Solutions to reduce series resistance and compatibility of processes are reviewed and discussed for power systems integration: SoC with the active circuit including the power MOSFETS and the control digital circuit or intermediately in-package (SiP) with other passive components (inductor and resistor) inside an integrated passive device integrated passive devices (IPD). A process based on electrochemical etching (EE) of submicrometer-sized pores in silicon is then proposed. The advantages and disadvantages of further decreasing the pore size are also discussed.
II. STATE OF THE ART
A. Technologies for High-Density Capacitors
High specific capacitances may be reached by decreasing the dielectric thickness, increasing the surface area, or by using a dielectric with high dielectric constant k. Decreasing the dielectric thickness, like in gate-oxides, to a few monolayers is not an option for capacitors in power applications because this thinning leads to higher leakage current and lower breakdown voltages. Advances in dielectrics and 3-D technologies are now reviewed.
1) Dielectrics:
In planar form, high-k dielectrics have been widely investigated as a replacement for silicon oxide in transistors gate [1] . Other applications where high-k dielectrics are interesting include integrated capacitors for decoupling, RF integrated circuits, analog/mixed signal circuits, or dynamic random access memory (DRAM) applications. Medium-k dielectrics such as Ta [4] with dielectric constants in the range of 10-20 (about 80 for TiO 2 ) are the most widely used because they can be deposited with chemical vapor deposition (CVD) techniques and thermodynamically they show thermal stability with silicon. Very high-k dielectrics generally present a perovskite structure, such as SrTiO 3 [5] , BaTiO 3 , BaSrTiO 3 , PbZrTiO 3 [6] , PbLaZrTiO 3 [7] , which leads to dielectric constants typically above 100 and in some cases around or above 1000.
In planar configuration, capacitors with thin-film high-k dielectrics (perovskite type or other) reach maximum specific capacitances of 40-50 nF/mm 2 . In terms of other electrical characteristics, electric breakdown fields of these high-k dielectrics are much lower than SiO 2 (13 MV/cm) and it was shown by Jain and Rymaszewski [8] that it follows an empirical relationship E BD (MV/cm) = 20/ √ k: the higher the dielectric constant, the lower the breakdown field. Furthermore, perovskite materials in particular present the major drawback of being variable versus voltage, temperature, and frequencies. They also have to be crystallized at high temperature.
Alternative solutions are now been investigated to push forward the electrical intrinsic performance of dielectrics. Nanolaminates are a very interesting possibility: alternative deposition of medium-k dielectrics (for instance, Al 2 O 3 /HfO 2 [9] ) produces enhanced performance, low leakage, larger breakdown field, and higher dielectric constant. A giant dielectric constant of around 1000 was recently demonstrated for AlO x /TiO y nanolaminates [10] . These giant dielectric constants are explained by the Maxwell-Wagners effect [11] where the charges accumulate at the interfaces of the dielectric material with the lowest conductance, producing an interfacial relaxation: this relaxation is the external contribution to the dielectric constant. A fine engineering on the layers thickness is necessary, however, to find a tradeoff between a high dielectric constant and low leakage current. The inclusion of nanoclusters of one dielectric inside another (matrix) is another exploitation of the same effect. For instance, ZrO 2 in an amorphous La 2 O 3 matrix leading to La y Zr 1−y O x [12] showed a reasonably high dielectric constant (k = 36) combined with lower leakage current and high breakdown field: 7 MV/cm for ZrO 2 grain size of 2 nm contained in the matrix compared to 4 MV/cm for pure La 2 O 3 . These results proved the possibility to push the limit imposed by the empirical relationship linking the breakdown voltage to the dielectric constant. Another big advantage of these nanolaminates or nanoclustered materials is that they can be deposited at relatively low temperature with atomic layer deposition (ALD) technique. Specific capacitances for planar capacitors including nanolaminates of around 20 nF/mm 2 have been reported [13] , [14] . Research in high-k dielectrics is showing promise in producing MIM capacitors with enhanced performance. In planar form, however, specific capacitances are still limited. To be considered in power system applications, moving toward 3-D structures is an unavoidable step which is now reviewed in the following section.
2) Three-Dimensional Electrodes: Increasing the surfaceto-volume ratio is an extensively studied solution for obtaining higher specific capacitance. Fig. 1 presents a schematic of a 3-D capacitor structure realized in silicon.
Processes with high aspect-ratio trenches or pores etched in silicon were originally developed in the 1980s for miniaturizing the storage capacitor for DRAM applications. Among these processes, we can find EE in hydrofluoric (HF)-based electrolytes developed by Siemens in 1996 [15] and deep reactive ion etching (DRIE) by Philips Research in 2001 [16] . Specific capacitances of 125 nF/mm 2 (aspect ratio 85) and 30 nF/mm 2 (aspect ratio 20) were demonstrated, respectively, with standard dielectric stack ONO (SiO 2 /Si 3 N 4 /SiO 2 ).
Patterns density and patterns geometry: holes or pillars, square or round shape [17] are important parameters to optimize the specific capacitance. It is easily understood that the best packing factor is provided by a hexagonal arrangement of patterns. In terms of patterns, tripods were adopted by Philips Research/NXP [18] as they can be placed easily in a hexagonal arrangement and offer an enhanced developed surface. They also facilitate transport of gaseous reagents and products during silicon etching and deposition of dielectrics.
Combining the deposition of high-k materials with high developed surface area is a natural evolution. However, conformal deposition of high-k dielectrics inside high aspect-ratio 3-D structures has remained a challenge in the last ten years. CVD processes are the most suitable techniques: metal-organic CVD (MOCVD) [19] or ALD [20] . Single oxides (e.g., Al 2 O 3 , HfO 2 ) as well as binary metal oxides (e.g., Hf x Al 1−x O y ) are most common for ALD processes thanks to available and volatile precursors. With ALD or MOCVD, ternary alloys such as SrTiO 3 and BaTiO 3 can also be deposited [21] but it is more difficult to control and obtain good uniformity and conformal deposition over 3-D structures. It is foreseen that future research will focus on the deposition of nanoclustered materials or nanolaminates inside 3-D structures.
To produce high specific capacitance, implementing multiple layers of metal/dielectric creating MIMIM structures is another option that has been explored by Philips Research: Klootwijk et al. demonstrated 440 nF/mm 2 by growing multiple layers by ALD of TiN/Al 2 O 3 inside high aspect-ratio pores [22] . However, this solution requires a high number of masks (one for each metal layer) which significantly increases the cost of manufacturing. With a similar type of stacking, IPDIA recently announced a 550 nF/mm 2 capacitor that will be soon in production [23] .
Three-dimensional structuration of the silicon substrate in the micrometer range (macropores) with DRIE is a mature technology which allows actors in the industry to produce capacitors on-chip with a specific capacitance of the order of a few hundreds of nF/mm 2 , excellent voltage stability, low leakage, and a high manufacturing yield. Three-dimensional capacitors have been commercialized by IPDIA under the name of passive integration connective substrate technology, Infineon Technologies under the name of SilCap [24] , and ST microelectronics under the name of IPAD.
Beyond macroporous silicon, there is a trend toward nanostructures for high-density capacitors in recent research. Alternative solutions for 3-D capacitors have been recently demonstrated that introduce high aspect-ratio nanostructures such as nanotubes [25] , nanopillars [26] , nanomembranes [27] , and coated nanopores in an anodic aluminium oxide (AAO) matrix [28] , [29] . The last two cases allow specific capacitances higher than 1 μF/mm 2 . Important parameters such as ESR, breakdown voltage, and compatibility of processes, however, are rarely discussed.
B. Other Challenges for Capacitors in DC-DC Converters Application 1) ESR:
In the output filter of a switched-mode converter, the ESR of the capacitor will be responsible for the output voltage ripple. It will also produce losses that will degrade the efficiency of the system. This is of major concern for realizing high-efficiency power systems where other components of the circuit already generate losses: inductor, power MOS (on-state and switching losses). A typical acceptable resistance value for output filter capacitors in 1 W power converters operating in the MHz range is between 50 and 100 mΩ.
ESR includes several contributions: the physical series resistance of the electrodes (ohmic contribution), the parallel resistance due to leakage current in the dielectric, and the dissipation factor due to dielectric losses. For switched-mode power converters, leakage current is not as important as in low-frequency filtering applications. Capacitors are required to operate in the megahertz frequency range and above where leakage current contribution no longer exists. Dissipation losses, on the other hand, might present an issue in medium-to high-frequency applications. They are deeply linked to the dielectric nature with loss mechanisms due to relaxations and resonances spreading out on the frequency scale [30] . These ac losses are generally much higher for high-k dielectrics.
However, the major contribution of the ESR in 3-D silicon integrated capacitors is the physical series resistance of the electrodes. To minimize this, one should work with low-resistivity electrode material and tune the geometry to reduce access to external electrical contacts. In the case of 3-D structures in silicon, the substrate is usually highly doped with a boron or phosphorus diffusion step. Doped polysilicon with a minimum resistivity of 1 mΩ·cm is generally used as the top electrode.
Aside the material itself, tuned designs are necessary to reduce the access resistance between the two electrodes of the capacitor. If the contact for the bottom electrode is taken on the rear side of the wafer as schematized in Fig. 1 , the bulk resistivity of the substrate will be an important factor. Solutions include reducing the thickness of the substrate by chemical mechanical planarization or creating cavities at the bottom of the structure [31] , [32] . If the contact for the bottom electrode is to be taken at the front side, the lateral resistance (R a in Fig. 1 ) will be dominant. A diffusion step to highly dope the substrate is compulsory. However, other factors can influence the lateral resistance. It was shown in our previously published work [33] that substrate initial doping is influencing the lateral resistance in doped Si/dielectric/PolySi 3-D capacitors. On N-type silicon substrates with two different initial dopings: 10
12
and 10 19 at/cm 3 , the phosphorus diffusion step was applied to form a highly doped layer: 10 21 at/cm 3 at the surface with a depth of 1.5 μm. It was shown that the series resistance for an initial doping of 10 19 at/cm 3 is reduced by a factor 2 compared to the substrate with a doping of 10 12 at/cm 3 . Therefore, despite the doped region 10 21 at/cm 3 at the surface, the substrate doping underneath still has a large effect over the series resistance.
Another solution to reduce this lateral access resistance is to place the contact for the bottom electrode inside the pores area in dummy trenches. Infineon capacitor design includes this type of dummy trenches [34] . On Semiconductor, a wrap-around PolySi/Isolation/PolySi capacitor has also been proposed where a trench filled with polysilicon contacts the doped bottom plate [35] . This distributed electrodes configuration is beneficial to reduce the access resistance of the component.
To replace doped polysilicon/silicon, metals or conductive oxides/nitrides with lower resistivity are employed such as TiN (13 μΩ·cm), Pt (10 μΩ·cm), Ru (40 μΩ·cm), TaN (200 μΩ·cm). For perovskite material, some of these metals (in particular Pt and Ru) are essential in the growth of the crystalline phase due to the reduction of lattice mismatch at the electrode/dielectric interface. They can also behave as a diffusion barrier during high temperature deposition or crystallization steps.
When considering 3-D structures, similar to high-k dielectric materials, concerns about conformal deposition may arise. Some conductors are a better choice than others: TiN, for example, is an excellent candidate because it is easily deposited by CVD techniques with a mixture of TiCl 4 and NH 3 gazes, and perfect conformal deposition over 3-D structures can be obtained [22] .
2) Integration in Power Systems: SoC or SiP: The presented technologies for high-density capacitors have to be considered with regard to the objective of integration within the power system. For miniaturized dc-dc converter applications, several possibilities regarding implementation can be proposed and the compatibility of processes is now discussed.
For a maximum level of integration leading to Power SoC, passive components should be integrated within the die which contains the power switches (MOSFETs) and the analog/digital circuits (for voltage regulation, signal conditioning, system control, and diagnostics). Active devices technology supporting medium-and low-voltage loads is called smart power concept. For power functions including vertical power components, realization can be based on a 3-D heterogeneous functional integration concept [36] .
As discussed in the introduction, the increase of switching frequencies is the enabling factor for using small-size passive components with low value and for an efficient integration onchip. Converter topologies that allow operating at very high frequencies (around or above 100 MHz) and that are based on high-speed digital CMOS processes have been investigated. A first example is multiphase switched-mode converters, in which interleaving is applied: several output passive components with lower value are parallelized. Following this path, a couple of fully integrated power converters have been reported in the literature, i.e., with passive components on-chip. For instance, a two-stage interleaved synchronous buck converter (V in = 2.8 V; V out = 1.8 V) working at 45 MHz, with an output current of 200 mA, was reported by Freescale and Arizona State University [37] where passive components are fabricated on the passivation level of the power circuit. A team from the University of Leuven [38] presented a four-phase converter 800 mW operating at 225 MHz (V in = 2.6 V; V out = 1.2 V), where four inductors (4 nH) and two capacitors (12 nF) were fabricated directly on the CMOS chip. Despite limited power densities (around 200 mW/mm 2 in general) and efficiencies from around 60% to a maximum of 80%, these types of converters are an interesting solution in terms of integration. Other foreseen power converters with a high level of integration are switched capacitor (SC) type converters. Their major advantages are that they do not require any inductor and since they are also working at very high frequencies (above 100 MHz), they are using low-value capacitors (MOS or MIM type). Combined with interleaving, up to 1 W/mm 2 and 80% efficiency was demonstrated by the University of California at Berkeley [39] . In both type of topologies, the number of additional steps for implementing passive components is kept minimum. Capacitors are fabricated at the same time as the MOS between the gate electrode and the strong inversion channel of an MOS device or are placed like inductors within the upper layers of the metal stack. The use of existing technologies, without introducing new materials, is highly beneficial for industry in regards of cost.
However, it is clear that these types of applications could benefit in terms of power density of the technologies for highdensity capacitors presented in this paper: high-k dielectrics and/or 3-D technologies. It was recently demonstrated by IBM T.J. Watson Research Center that deep trench capacitors included in an SC voltage converter (V in = 2 V; V out = 1 V) can lead to 2.1 W/mm 2 [40] . In this case, CMOS compatibility of the processes employed to create the 3-D capacitors should be ensured, as thermal budget from one component can create unwanted diffusion in the other component.
As an example of compatibility and pooling of technological steps between active and passive components, our team at Laboratory for Analysis and Architecture of Systems, National Center for Scientific Research (LAAS-CNRS) published a study on how to integrate 3-D capacitors with power devices on the same wafer using the functional integration concept [41] . In power conversion, for switches control, the realization of drivers autonomous in energy requires a storage cell. It was shown that a 3-D capacitor can be integrated as a storage element with a diode and an NMOS. Some steps can be common between the active component and the passive component: the dielectric and doped polysilicon are two necessary steps for each type of component. If isolation from high voltages is required, it is proposed that the capacitor is realized inside a diffused region: in this particular case, the diffused region is the P + well of the MOS which is several micrometers deep and which is formed at the beginning of the process.
If capacitors are to be integrated within metal/passivation layers, the thermal budget should be less than 450
• C, which corresponds to the Cu back-end line thermal budget. This temperature limitation prevents the use of some of the dielectric materials: perovskites for instance requiring annealing above 500
• C for crystallization. For power systems requiring higher values of passive components, in particular for higher power level (>1 W), or when adapting technologies on front-end production lines is too costly, a lower level of integration can be interesting where passive components are realized on a separate substrate. This is what is called IPD. For realizing the whole SiP, the active die (CMOS or other) is flip-chipped on the passive die. Larger flexibility on the processes is then allowed: the CMOS compatibility is no longer a necessity.
Following this idea of IPD, and led by the highly developed field of 3-D silicon interposer in the industry, the integration of passive components on or inside the interposer wafer is widely experimented [42] , [43] . The interconnect parasitics such as resistance inductance are reduced. A demonstration of a dc-dc converter implemented this way was shown by the University of Tokyo [44] and Philips Research team [45] . This type of integration benefits from research on high-k dielectrics [46] .
The use of the third dimension for integration in an interposer has also been studied. To go further, companies such as ST Microlectronics and IBM are seeking to realize simultaneously through silicon via and capacitors. Although specific capacitance in this case is limited (less than 200 nF/mm 2 ) [47] , the realization of the capacitor does not require many additional steps, which is highly beneficial for reliability and cost.
Finally, if the capacitors are integrated with the MOS switches on the active die or within an interposer, some common issues need to be addressed. First, high specific capacitance should be combined with low profile. In 3-D integration for SiPs, very thin substrates should be produced to avoid bulky 3-D stacks: typical thickness for an interposer is 50 μm. In SoCs, active dies are also generally thinned down. Hence, low-profile integrated capacitors are required.
The second issue concerns parasitics generated by proximity of components. In the case of passive dies, integrating the capacitor with the inductor raises some challenges: the capacitor is placed below or beside the inductor. If placed beside, the benefit of integration is limited due to nonoptimized footprint area. If placed below, some parasitics effects are detected [45] . To avoid eddy current effects induced in the highly doped region of the 3-D capacitor's electrodes, a magnetic shield (CoNiFe thin layer) below the microinductor was proposed by our team at LAAS-CNRS [33] .
III. SUBMICROMETER PATTERNING OF SILICON THROUGH NANOLITHOGRAPHY AND EE TECHNIQUE
As explained in the previous section, going toward very highdensity pore arrays can present a real advantage to produce integrated 3-D capacitors. We will now propose a technology based on nanolithography and EE for submicrometer patterning of silicon.
A. Specific Capacitance Versus Pore Density: Theory
In 3-D geometries, depth of patterns as well as packing densities will dictate the maximum achievable specific capacitance. The specific capacitance C s in Farad per surface unit is expressed as follows:
where e is the thickness of the dielectric layer, S 3D is the developed surface due to pores, and S plan is the projected surface. For circular pores
where n is the pore density, i.e., number of pores per surface unit, w is the diameter of a pore, and h is the depth of a pore. n depends on the pore array type: hexagonal, regular, etc.
To maximize the specific capacitance, n, h, and w should be increased. However, it is easily understood that w and n are linked geometrically: when n increases, the pitch p is reduced which implies that w will necessarily decrease. In parallel, w and h are linked by the etching technique (DRIE or EE) that will dictate the maximum achievable aspect ratio (h/w).
For illustration purposes, calculations were made for circular pores arranged in hexagonal array with pore diameter pw = 3/4p. Fig. 2 shows the calculated specific capacitance versus depth h for four different pore densities n. Oxide nitride stack with equivalent permittivity of 5.7 was chosen as a dielectric. It has to be noted that for each pore density, the specific capacitance was plotted until the aspect ratio (h/w) reached 200, one of the highest reported aspect ratios for porous silicon [48] .
We show here that the higher the pore density, the lower the depth required to reach high specific capacitances. In Fig. 2 , 1000 nF/mm 2 is obtained for a 1 pore/μm 2 density array with 110 μm deep pores. The same specific capacitance can be obtained with a depth of only 55 μm when the pore density is multiplied by 4. Reducing the pore depth is a major advantage for integration of the capacitor with active components or in 3-D stacking of chips where thickness is critical as discussed earlier.
The other advantage is the etching time which is reduced for shallow pores improving throughput during manufacturing.
In terms of available technologies for patterning silicon at the nanoscale, DRIE is a possibility but two limitations appear. First, the etched depth will be limited by the mask thickness. If nano-sized patterns are to be produced, very thin photoresists are generally used, and they are quickly consumed under the etch gases. Second, the high aspect ratio of nanopores will be limited due to aspect-ratio-dependent etching (ARDE) effect. The alternative solution is the well-established technique of n-type silicon EE with backside illumination in HF-based electrolytes [15] . The main interest of the EE technique compared to DRIE is that once the pores are formed, the mask is no longer necessary and vertical etching carries on until diffusion limit. Aspect ratios of 200 are possible [48] . Additionally, the ARDE is less pronounced than in DRIE, no scalloping is produced, and very high aspect ratios can be reached.
To demonstrate this possible technology for producing very high-density capacitors, a process using nanotechnology and EE was developed. The presented process is simple with only two steps: nanolithography and EE. No initial pits formed by a KOH step are necessary [49] , [50] . 
B. Experimental Details
The experimental setup used and the conditions required for a proper formation of submicrometer pores by EE are widely described in [51] with arrays of 1 μm, 750 and 500 nm pitches. In this study, the diameter of the pores defined by lithography is 100 nm arranged in a regular array with a pitch of 1 μm corresponding to a density of the pore array of 1 pore/μm 2 . Nanoimprint lithography and electron beam lithography were both used to pattern the array.
Briefly, in a standard cell made of Teflon, the electrochemical bath was prepared with the following composition Ethanol:BHF:H 2 O/200:60:600. The use of Buffered HF (Merch-Ammonium fluoride etchant AF 87.5-12.5d) rather than HF prevents the resist from delaminating during etching. Illumination on the backside was ensured by an infrared lamp that controlled the etching current. The EE parameters, such as current, voltage, temperature, BHF concentration, together with the substrate doping were adjusted to obtain a regular array of wellformed pores. The objective was also to produce pores with a large diameter, ideally equal to 3/4 of the pitch, in order to obtain the maximum specific capacitance while keeping a mechanically strong array structure. The resistivity of the substrate was adjusted to 0.43 Ω·cm. At the end of the etching step, a RCA clean was done, followed by the dielectric deposition: the dielectric was constituted of a thin silicon oxide layer (5 nm) thermally grown, on which a 10 nm Si 3 N 4 layer was deposited by low-pressure CVD (LPCVD). Highly doped p-type polycrystalline silicon was then deposited by LPCVD to fill the cavities and patterned into squares: 100 × 100 and 250 × 250 μm 2 . This layer constitutes the top electrode of the capacitor. Finally, metal contacts were created on top of the polycrystalline silicon layer by a lift-off of aluminium layer and on the bottom of the wafer by an Au-Si eutectic bonding on a package.
C. Electrical Characterizations
On the fabricated 3-D capacitors, electrical measurements were carried out under probes. Impedance characteristics were measured with an Agilent Impedance Analyser 4294A on a wide range of frequencies. I(V ) characteristics were obtained with a Keithley SC4200 prober. Fig. 4(a) shows the specific capacitance versus frequency for three 3-D capacitors of each size. The specific capacitance measured is around 700 nF/mm 2 . Some parasitic are affecting the measurements. In particular, at low frequencies (below 100 kHz), the capacitors present a parallel resistance due to leakage. Leakage is also clearly shown in Fig. 4(b) with the ESR increasing drastically below 100 kHz. Above 100 kHz, ESR is around 20 Ω for all capacitors. In this particular case, the resistance is related to the distance between the eutectic bonding on the rear of the silicon wafer and the beginning of the etched area as well as the resistivity of the silicon substrate. This is not the final configuration where both contacts will be taken at the front side and where the silicon will be highly doped by an additional phosphorus diffusion step.
Leakage is also confirmed on the I(V ) characteristics shown in which is lower than the expected theoretical breakdown voltage (13 V).
It is believed that for very deep pores, the defects in the pores (transversal to the vertical pores) are at the origin of such leakage since the Si 3 N 4 deposited by LPCVD may not cover properly all the asperities. Some investigation on the problem reveals that this transversal etching occurs by breakdown [51] . The breakdown is even more important when the silicon resistivity is low, and therefore could be overcome by adjusting the substrate resistivity. To summarize, the resistivity has to be high enough to limit breakdown and low enough to enable the formation of a regular high density array of well-formed pores.
Despite some technological issues on the components realization leading to leakage in the measured electrical characteristics, a very high specific capacitance could be demonstrated with submicrometer-sized pores (730 nm diameter). This is achieved with a minimum number of technological steps and standard dielectric layers. Going toward lower pitch pores arrays would allow to further decrease the thickness of the component in the silicon substrate. Arrays with a 300 nm pitch, corresponding to a density of 13 pores/μm 2 , seem achievable [51] . Using such pore densities would significantly further increase the specific capacitance. Table I presents a comparison of the 3-D capacitors realized in the previous section with the state of the art. Advantages and disadvantages of each proposed technology are listed in light of integrated power applications. All reported processes in Table I can be implemented in SiP, i.e., realized on the same substrate with other passive components or interconnections. Therefore, only indication of possible implementation SoC requiring CMOS compatibility is provided. Most processes including high-k dielectrics deposited by ALD (relatively low temperature) are considered as CMOS compatible. Indication of cost includes the number of steps and throughput of processes. ALD in this case is not advantageous as it is considered as a costly technique with low throughput.
IV. DISCUSSION
A. Comparison With State of the Art
The reported technology presents a good compromise between electrical properties for power applications and implementation within an SoC. In addition, the process is CMOS compatible, and uses standard dielectrics. The number of process steps is kept to a minimum. Demonstrated prototypes have a depth of 70 μm. A lower profile could be produced by etching higher density pores arrays. A disadvantage is the need to tune the substrate resistivity. However, to get around this problem, the pores array can be formed locally in a diffused region of the silicon substrate.
B. Toward Nano-Sized Pores?
With regard to going toward nano-sized pores (below 100 nm diameter), the question must be asked: is there a real benefit or is there an optimum point to reach for the application of capacitors for power systems?
Diminishing the pore diameter will influence the stacking: thicknesses will be dictated by the pore diameter. The full MIM structure has to be accommodated within the pore. For pores of 40 nm diameter for instance (such as the ones produced typically in an AAO matrix), thickness of the metal and dielectric layers is about a few nanometers [27] , [28] . Two disadvantages of this pore size reduction clearly appear: first, the thinner the dielectric, the lower the breakdown voltages. Leakage current can also increase drastically due to tunnelling. Second, with thinner metal layers, series resistance will increase considerably even if a metal with a very good conductivity is used.
Hence, for power systems applications, there is a limit in going toward nano-sized pores. Depending on the application specifications, and the material used (metal and dielectric), there is a minimum pore size that can be determined to meet the requirements in series resistance and breakdown voltage. This study should be performed through fine modeling of the ESR in 3-D structures.
V. CONCLUSION
In this paper, technologies for high-density capacitors were reviewed and discussed in the perspective of power SoC. It was demonstrated that 3-D capacitors are currently necessary because high k dielectrics, despite major recent improvements in research, do not reach the requirement of 1 μF/mm 2 useful for power conversion systems working in the megahertz frequency range. Other important points were also raised including ESR which should be minimized in power converter applications and compatibility of processes for SoC integration.
A technology based on nanolithography and EE was developed to realize very high aspect-ratio submicrometer pores arranged in dense regular arrays. With standard dielectrics stacks (oxide, nitride), the specific capacitance of realized 3-D capacitors was measured to be around 700 nF/mm 2 . The proposed technology leads to much higher pore densities and aspect ratios than DRIE.
Going toward arrays of nano-sized pores was then discussed. Although very high specific capacitance can be reached, there is an optimum point to find to avoid the deterioration of series resistance and breakdown voltage.
